

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/683,428	12/28/2001	William H. Moody II	CROSS1510	1923

25094 7590 09/20/2004

GRAY, CARY, WARE & FREIDENRICH LLP
2000 University Avenue
E. Palo Alto, CA 94303-2248

EXAMINER

WANG, ALBERT C

ART UNIT

PAPER NUMBER

2115

DATE MAILED: 09/20/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/683,428	MOODY, WILLIAM H.	
	Examiner	Art Unit	
	Albert Wang	2115	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
 - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-29 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-29 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. ____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date ____ | 6) <input type="checkbox"/> Other: ____ |

DETAILED ACTION

1. This Office is responsive to the amendment filed 28 June 2004, in which independent claims 1, 13, and 21 are amended, and new claims 27-29 are added. Claims 1-29 are pending.
2. Applicant's arguments with respect to claims 1-29 have been considered but are moot in view of the new ground(s) of rejection.
3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 6, 8-12, and 21 are rejected under 35 U.S.C. 102(b) as being anticipated by Mahalingam, U.S. Patent No. 6,148,355.

As per claim 1, Mahalingam discloses a method comprising:

providing a primary electronic component having a first identifier stored therein, wherein the first identifier includes branding information (Figs. 2 & 3, system comprising expansion slots; Fig. 4, col. 7, lines 4-19, device information structure includes vendor identification);

providing a secondary electronic component having a second identifier stored therein, wherein the second identifier includes branding information (Figs. 2 & 3, devices; Col. 9, card returns vendor identification);

coupling the secondary component to the primary component (Fig. 6, step 616, user replaces card);

comparing the first identifier to the second identifier (Fig. 6, step 624; Col. 9, lines 29-40, compare vendor identification);

operating the primary component and the secondary component based on the comparison of the first identifier and the second identifier (Fig. 6; Col. 9, lines 40-54).

As per claim 6, Mahalingam discloses enabling the secondary component if the first identifier matches the second identifier; and disabling the secondary component if the first identifier does not match the second identifier (Fig. 6; Col. 9, lines 40-54).

As per claim 8, Mahalingam discloses providing at least one additional electronic secondary component having an additional identifier stored therein (Fig. 2, additional devices).

As per claims 9-12, Mahalingam discloses the claimed steps (Fig. 6, applied to additional secondary component; Abstract, plurality of devices).

As per claim 21, Mahalingam discloses an electrical component configured to have a secondary component coupled thereto (Fig. 2, motherboard 30 having pluggable module 40), wherein the electrical component comprises:

a functional portion (Fig. 1, computer);

an interface configured to couple the functional portion to a secondary component (Fig. 2, PC bus couples to devices);

a memory configured to store a first identifier, wherein the first identifier includes branding information (Col. 7, lines 26-31; Fig. 4, col. 7, lines 4-19, device information structure includes vendor identification); and

a comparator configured to receive a second identifier including branding information from the secondary component and to compare the first identifier to the second identifier (Fig. 1, configuration manager 103), wherein the comparator is configured to enable operation of the functional portion with the secondary component or disable operation of the functional portion with the secondary component based on comparison of the first identifier to the second identifier ((Fig. 6; Col. 9, lines 29-54).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 2-5, 13-16, 22, 23, and 27-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mahalingam as applied to claim 1 above, and further in view of Rekeita et al., U.S. Patent No. 6,189,063 ("Rekeita").

As per claim 13, Mahalingam teaches a system comprising:

a primary component having a first memory, wherein the first memory has a first identifier stored therein and the first identifier includes branding information (Col. 7, lines 26-31; Fig. 4, col. 7, lines 4-19, device information structure includes vendor identification); and

a secondary component having a second identifier stored therein (Figs. 2 & 3, devices, or cards; Col. 9, card returns vendor identification);

wherein the secondary component is configured to be coupled to the primary component (Figs. 2 & 3, devices are coupled to computer system);

wherein the primary component is configured to compare the first identifier to the second identifier (Fig. 6; Col. 9, lines 4-11, steps accomplished by configuration manager 103; Col. 9, lines 29-40, compare vendor identification);

wherein the primary component is configured to enable operation with the secondary component or prevent operation with the secondary component based on the comparison of the first identifier and second identifier (Fig. 6; Col. 9, lines 40-54).

However, Mahalingam does not expressly teach the secondary component having a second memory, which stores the second identifier. Rekeita teaches such a second memory (Col. 1, lines 57-67, each PCI device has serial EEPROM to store vendor ID). At the time of the invention, it would have been obvious to one of ordinary skill in the art to apply Rekeita's memory to Mahalingam's system. A motivation for doing so would have been to ensure the integrity of the system.

As per claim 14, Rekeita teaches at least one of the first and second memories comprises a non-volatile memory (Col. 1, lines 57-67).

As per claim 15, Rekeita teaches the secondary component is configured to be coupled to the primary component by a first interconnect, wherein if the primary component is enabled to operate with the secondary component, data is transferred between the primary component and the secondary component via the first interconnect during operation (Fig. 1, PCI bus).

As per claim 16, Rekeita teaches the first interconnect comprises a PCI bus (Fig. 1, PCI bus).

As per claim 22, Rekeita teaches the memory comprises a non-volatile memory (Fig. 5).

As per claim 28, Mahalingam teaches the primary component is operated in conjunction with the secondary component if the first identifier matches the second identifier; and the primary component is operated without the secondary component if the first identifier does not match the second identifier (Fig. 6; Col. 9, lines 40-54).

As per claim 2, since Mahalingam/Rekeita teaches the system of claim 21, the combination teaches the claimed method.

As per claim 3, since Mahalingam/Rekeita teaches the system and component of claims 14 and 22, the combination teaches the claimed method.

As per claims 4, 5 and 23, since Mahalingam/Rekeita teaches the system of claims 15 and 16, the combination teaches the claimed method and component.

As per claims 27 and 29, since Mahalingam/Rekeita teaches the system of claim 28, the combination teaches the claimed method and component

6. Claims 17, 18, 25, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mahalingam/Rekeita as applied to claims 15 and 21 above, and further in view of Goers et al., U.S. Patent No. 6,661,236 ("Goers").

As per claim 17, Mahalingam/Rekeita does not expressly teach a second interconnect. Goers teaches a secondary component is further configured to be coupled to a primary

Art Unit: 2115

component by a second interconnect, wherein the primary component is configured to receive the second identifier via the second interconnect (Fig. 1; Col. 3, lines 25-35 and 51-67, pluggable electrical unit 2 with ROM 21 coupled to base unit 1 by identification bus 41).

At the time of the invention, it would have been obvious to one skilled in the art to apply Goers' second interconnect to Mahalingam/Rekeita's system. A motivation for doing so would have been to take advantage of the I2C protocol.

As per claim 18, Goers teaches the second interconnect comprises an Inter-IC (I.sup.2 C) bus (Col. 3, lines 51-67).

As per claims 25 and 26, since Mahalingam/Rekeita/Goers teaches the system of claims 17 and 18, the combination teaches the claimed component.

7. Claims 7, 19, 20, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mahalingam/Rekeita as applied to claims 1, 13 and 21 above, and further in view of Nolan et al., U.S. Patent No. 6,214,068 ("Nolan").

As per claim 7, Mahalingam does not expressly teach comparing during boot-up. Nolan teaches comparing during boot-up (Fig. 6A&B; Col. 10, lines 49-52). At the time of the invention, it would have been obvious to one skilled in the art to apply Nolan's comparing during boot-up to Mahalingam's method. A motivation for doing so would have been to ensure verification of system components at boot-up.

As per claim 19, Nolan teaches a system where the primary component is comprises a storage router (Col. 3, lines 15-24).

Art Unit: 2115

As per claim 20, Nolan teaches the secondary component is selected from the group consisting of: a Fibre Channel interface module; an LVD SCSI interface module; an HVD SCSI module; and an iSCSI interface module (Fig. 3; Col. 4, lines 1-22).

As per claim 24, since Mahalingam/Rekeita/Nolan teaches the system of claim 19, the combination teaches the claimed electrical component.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Albert Wang whose telephone number is 703-305-5385 (571-272-3669 after the move in October). The examiner can normally be reached on M-F (9:30 - 6:00).


Art Unit: 2115

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 703-305-9717. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

aw

September 12, 2004



THOMAS LEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100